

Vertical Nanowire Gate-All-Around *p*-type Tunneling Field-Effect Transistor With Si_{0.8}Ge_{0.2}/Si Heterojunction

Arvind Soundarapandian ^{1,2}, Ramanathan Gandhi ^{1,2}, Zhixian Chen ¹, Xiang Li ¹, Navab Singh ¹
and Sungjoo Lee ²

¹ Institute of Microelectronics, A*STAR (Agency for Science, Technology and Research), Singapore

² Department of Electrical and Computer Engineering, National University of Singapore, Singapore

Abstract. We present a CMOS compatible *p*-type gate-all-around (GAA) vertical silicon nanowire tunneling field effect transistor (TFET) featuring Si_{0.8}Ge_{0.2} source with silicon channel. Besides heterojunction on source side, the highly abrupt doping profile at source-to-channel junction is achieved by low temperature dopant segregation. The fabricated devices display subthreshold slope (SS) as low as 30mV/dec over one decade of drain current, which remains below 60 mV/dec over 3 decades. In addition, our TFET showed reasonable I_{on}/I_{off} ratio of (10⁴) and low drain induced barrier lowering (DIBL) of 40 mV/V.

Keywords: Tunnel Field Effect Transistor (TFET), Subthreshold Slope (SS), Dopant Segregation.

1. Introduction

Scaling of MOSFET to improve device performance and increase device density faces enormous challenges due to excessive increase in passive power. Subthreshold leakage (OFF state) current is the major leakage contributor in nanoscale MOSFET devices and is also highly temperature dependent. It increases with device scaling owing to non-scalability of subthreshold slope (SS) and continuous reduction in the supply voltage (V_{dd}), which requires reduction of the threshold voltage (V_{th}) to maintain essential device performance. The SS=[d(logI_d)/dV_g]⁻¹ of MOSFETs is governed by thermal diffusion of carriers over a potential barrier and has theoretical lower limit of 60 mV/decade at room temperature. To overcome this issue, alternative transistor designs are needed for energy efficient devices. One such device is the Tunneling Field-Effect Transistor (TFET) [1-9]. Although there are few novel devices such as carbon nanotube based FETs [10], impact ionization MOSFETs [11-13] and NEMS based FETs [14-15] which show potential sub-60 mV/dec operation, TFET has the advantage of CMOS process compatibility and possesses extremely low OFF state current. Other devices have the disadvantage in terms of its fabrication process and high voltage requirements for its operation as well as reliability concern [1].

The TFET structure consists of gated *p*+/*i*/*n*+ structure as shown in Fig. 1. The carrier injection happens via band to band tunneling (BTBT) at the reverse biased source channel junction. Unlike MOSFET, which utilizes thermionic injection-carrier diffusion, TFET uses tunneling as the carrier injection mechanism. Therefore, it is possible for TFETs to achieve low OFF state current as well as SS below the ideal limit of 60 mV/decade of MOSFET at room temperature.

However, the ON state current of a Si TFET is several magnitudes lower than that of conventional Si MOSFETs due to the fact that Si has relatively larger bandgap and effective tunneling mass [1]. Therefore, devices with novel geometry and different source material are necessary to substantially increase the device drive current. One such technique is to introduce lower bandgap material such as SiGe at source to enhance the tunneling current [7]. Such a technique, which is easy to integrate in vertical format, when coupled with vertical gate-all-around GAA nanowire structure gives excellent results due to better electrostatic control of

channel by the gate compared to planar device [16]. Moreover, the vertical nanowire provides high density of integration which leads to more number of devices per unit area [17].




Fig. 1: (a) Band diagram showing the mechanism of tunneling that happens in TFETs with gated $p+/i/n+$ structure. (b) 3D schematic of the heterojunction vertical nanowire GAA TFET.

In this paper, we demonstrate p -TFET fabricated on GAA vertical nanowire platform integrated with SiGe source coupled with a novel dopant segregated silicidation technique to achieve steep source dopant profile that leads to reduction of SS. Our device has a reduced ambipolar behaviour due to independently tuned source/drain profiles (sharp on source side and graded on drain side) with SS as low as 30 mV/decade, with $I_{on}/I_{off} \sim 10^4$ and drain induced barrier lowering (DIBL) of 40 mV/V.

2. Device Fabrication

The methodology used here to fabricate GAA SiGe source nanowire TFET is a top down approach [5-6] as shown in Fig. 2. The scanning electron micrographs for the device process flow are shown in Fig. 3. We started off with an 8-inch Si substrate and performed RCA pre-clean before 50 nm $\text{Si}_{0.8}\text{Ge}_{0.2}$ was grown epitaxially in ultrahigh vacuum [Fig. 2(a)]. Thereafter, Si_3N_4 hard mask was deposited and lithographically patterned using 248 nm KrF laser source [Fig. 2(b)]. Nanowires with height of 300 nm and diameter ~ 70 nm were formed via anisotropic etching, and followed by sacrificial oxidation and removal of grown oxide in diluted hydrofluoric acid (DHF) as shown in Fig. 2(c) and Fig. 3(a). The process of resist trimming and sacrificial oxidation are the key to achieve such a small diameter wire. In order to define the drain region BF_2 implantation ($10^{15} \text{ cm}^{-2}/10 \text{ keV}/0^\circ$ tilt) and activation ($1000^\circ\text{C}/10\text{s}$) was performed [Fig. 2(d)]. SiO_2 was then deposited non-conformally using high density plasma process and partial etched back using DHF to obtain 70 nm isolation oxide. After that, gate oxide of 4.5 nm was thermally grown followed by 50 nm amorphous-Si gate material deposition using low pressure chemical vapour deposition [Fig. 2(e)].




Fig. 2: Device Process flow.




Fig. 3: Scanning electron micrographs of the fabricated device with a nanowire diameter of ~ 70 nm.

Gate material was implanted vertically by using phosphorus ($10^{15}\text{cm}^{-2}/10\text{keV}$) and activated at 1000°C for 5s. Then, a sacrificial oxide layer defining the gate length is formed similar to isolation oxide and followed by isotropic etch of gate material to expose the top of the nanowire [Fig. 2(f) and Fig 3(b)]. The sacrificial oxide layer was then removed in DHF. The gate edge was aligned with the SiGe/Si heterojunction based on height measurements. After gate patterning, implantation of arsenic ($10^{15}\text{cm}^{-2}/5\text{keV}$) was done from four directions - 90° apart at a tilt angle of 60° to form the $n+$ source region [Fig. 2(g)]. In order to protect the gate from being shorted to source from the forthcoming silicidation step, another isolation HDP oxide was deposited and etched back to just expose the source for silicidation process [Fig. 2(h)].

Silicidation process includes deposition of Ni (15 nm) by sputtering, followed by a two-step rapid thermal annealing (RTA) at $220^\circ\text{C}/30\text{s}$ and $440^\circ\text{C}/30\text{s}$ in N_2 ambient. Unreacted Ni was selectively removed after first RTA in $\text{H}_2\text{SO}_4:\text{H}_2\text{O}_2:\text{H}_2\text{O}$ solution. Silicidation was done to segregate arsenic dopants at the silicide-SiGe interface which is also source-to-channel junction [5-6]. Finally, Al metallization was done followed by sintering at 420°C for 30min [Fig. 2(i) and Fig 3(c)].

3. Results and Discussion

The characterisation of SiGe p -TFETs was done using the HP4156A parameter analyzer. The I_d - V_g and I_d - V_d characteristics for the device with nanowire diameter of 70 nm and gate length of 150 nm are shown in Fig. 3. The SS was found to be ~ 30 mV/dec for a decade ($10^{-14} - 10^{-13}$ A) and <60 mV/dec for a little over 3 decades of drain current ($10^{-14} - 10^{-11}$ A). The SS increase with drain current can be clearly seen in Fig. 4(a). I_{on}/I_{off} ratio of 10^4 and DIBL of 40 mV/V is achieved in our work showing the excellent gate control of the GAA device.




Fig. 3: (a) I_d - V_g characteristic of a heterostructure SiGe source nanowire p -TFET device with low SS values of 30 and 60 mV/decade over a decade of drain current ($10^{-14} - 10^{-13}$ A) and over 3 decades of drain current ($10^{-14} - 10^{-10}$ A), respectively, and (b) corresponding I_d - V_d .

Heterojunction based TFETs which utilizes lower bandgap material at source side such as SiGe should provide higher ON current due to the fact that tunneling current exponentially depends on tunnelling barrier. However, in our work, enhancement of ON current is not as expected, which might be due to poorly formed Si-SiGe interface, where high amount of interface traps lead to decrease in tunneling current. In order to improve Si-SiGe interface properties, a much better epitaxial process such as molecular beam epitaxy (MBE) [18] is recommended. MBE has an excellent atomic level deposition capability with controllable deposition rate which could reduce the number of traps formed in Si-SiGe interface. Thus, with better Si-SiGe interface,

enhancement of ON current is possible. There is also a possibility of marginal misalignment between SiGe layer and the edge of gate which in-turn could hamper the gate controllability on tunnelling junction, leading to low ON current.

It should be noted that our TFET device exhibits suppressed ambipolar behaviour in comparison to other experimental based TFETs in literature [8-9]. The doping gradient in source junction is more abrupt due to the source side being enhanced by dopant segregation method [19]. Because of large thermal budget applied after vertical implant, the doping density in drain channel junction at the bottom of the nanowire is graded. Hence, we observe a much wider depletion region at the bottom of the tunnelling which in turn leads to reduction in ambipolar behaviour. On the whole, the ambipolar effect is suppressed due to the natural asymmetry of the vertical design which led to manipulation of source and drain doping levels independently. In addition, our asymmetric TFET design which has low bandgap SiGe (small tunnel barrier) only at source also adds to suppression of ambipolar behaviour.




Fig. 4: (a) SS vs. I_d plot showing the typical TFET behaviour with sub 30 mV/decade for 1 decade and sub 60 mV/decade SS for three decades of drain current (10^{-14} – 10^{-11} A). (b) I_{on} versus temperature showing the effect of increasing the temperature beyond room temperature.

Fig. 4(b) shows the effect of temperature with ON current of the device. Unlike MOSFETs where the ON current decreases when temperature increases, TFETs show a reverse phenomenon where the ON current increases as temperature increases due to temperature induced bandgap reduction. The expression for bandgap, E_g is given by

$$E_g = E_g(0) - \frac{W}{T + R}$$

Where $E_g(0)$, α and β are material constants. In turn, the bandgap dependence of the tunneling current can be quantitatively described using Kane's BTBT model [4, 13] as follows:

$$I_d \propto A \xi^2 E_g^{-\frac{3}{2}} \exp(-B \frac{\xi}{E_g})$$

Where ξ is the electric field and A, B are functions of carrier effective mass and the tunnelling barrier. So The reduction in E_g from the increase in temperature results in higher current. On the other hand, for MOSFETs, the drive current decreases as temperature increases due to carrier mobility reduction mainly because of the reduction of carrier scattering caused by thermal vibrations of the semiconductor crystal lattice [20].

4. Conclusion

In summary, we have demonstrated SiGe/Si heterojunction *p*-type TFET devices based on vertical nanowire GAA with SS as low as ~ 30 mV/decade for a decade and sub-60 mV/decade for 3 decades of drain current. This work projects TFETs as a promising successor of MOSFETs and for future energy-efficient green electronics. High quality Si-SiGe tunnel interface at source along with high-k gate dielectric material are expected to further enhance device ON current.

5. References

- [1] A. C. Seabaugh, Q. Zhang. Low-Voltage Tunnel Transistors for Beyond CMOS Logic. *Proc. of IEEE*. 2010, **98** (12): 2095-2110.
- [2] J. Koga and A. Toriumi. Three Terminal Silicon Surface Junction Tunneling Device for Room Temperature Operation. *IEEE Electron Device Lett.* 1999, **20** (10): 529-531.
- [3] T. Nirschl, M. Weis, M. Fulde, D. Schmitt-Landsiedel. Revision: Tunneling field effect transistor in standard CMOS technology. *IEEE Trans. Electron Devices*. 2007, **28** (4): 31.
- [4] J. Wan, C. Le Royer, A. Zaslavsky, S. Cristoloveanu. SOI TFETs: Suppression of ambipolar leakage and low-frequency noise behavior. In: *ESSDERC*. 2010, pp. 341-344.
- [5] R. Gandhi, Z. Chen, N. Singh, K. Banerjee, S. J. Lee. Vertical Si-Nanowire *n*-Type Tunneling FETs with Low Subthreshold Swing (≤ 50 mV/decade) at Room Temperature. *IEEE Electron Device Lett.* 2011, **32** (4): 437-439.
- [6] R. Gandhi, Z. Chen, N. Singh, K. Banerjee, S. J. Lee. CMOS-Compatible Vertical-Silicon-Nanowire Gate-All-Around p-Type Tunneling FETs With ≤ 50 -mV/decade Subthreshold Swing. *IEEE Electron Device Lett.* 2011, **32** (11): 1504-1506.
- [7] N. Patel, A. Ramesha, S. Mahapatra. Performance enhancement of the tunnel field effect transistor using a SiGe source. *Microelectronics Journal*. 2008, **39**: 1671-1677.
- [8] J. Nah, E.-S. Liu, K. M. Varaharamyan, E. Tutuc. Ge-Si_xGe_{1-x} Core–Shell Nanowire Tunneling Field-Effect Transistors. *IEEE Trans. Electron Devices*. 2010, **57** (8): 1883-1888.
- [9] F. Mayer, C. Le Royer, J.-F. Damlencourt, K. Romanjek, F. Andrieu, C. Tabone, B. Previtali, S. Deleonibus. Impact of SOI, Si_{1-x}Ge_xOI and GeOI substrates on CMOS compatible Tunnel FET performance. In: *IEDM*. 2008, pp. 1-5.
- [10] J. Appenzeller, Y.-M. Lin, J. Knoch, P. Avouris. Band-to-band tunneling in carbon nanotube field-effect transistors. *Phys. Rev. Lett.* 2004, **93** (19): 196 805-1 – 196 805-4.
- [11] H. Nematian, M. Fathipour, M. Nayeri. A Novel impact Ionization MOS (I-MOS) structure using a silicon-germanium/silicon heterostructure channel. In: *ICM*. 2008, pp. 228-231.
- [12] K. Gopalakrishnan, P. B. Griffin, J. D. Plummer. I-MOS: a novel semiconductor device with a subthreshold slope lower than kT/q. In: *IEDM Tech. Dig.* 2002, pp. 289-292.
- [13] E.-H. Toh, G. H. Wang, L. Chan, D. Sylvester, C.-H. Heng, G. S. Samudra, Y.-C. Yeo. A complementary-I-MOS technology featuring SiGe channel and i-region for enhancement of impact-ionization, breakdown voltage, and performance. *Japanese Journal of Applied Physics*. 2008, **47** (4): 2593-2597.
- [14] B. Pruvost, H. Mizuta, S. Oda. 3-D Design and Analysis of Functional NEMS-gate MOSFETs and SETs. *IEEE Trans. Nanotechnology*. 2007, **6** (2): 218-224.
- [15] H. Kam, T.-J. King-Liu, E. Alon, M. Horowitz. New Nano-Electro-Mechanical Field Effect Transistor (NEMFET) design for low-power electronics. In: *IEDM Tech. Dig.* 2008, pp. 463-466.
- [16] B. Yang, K. D. Buddharaju, S. H. G. Teo, N. Singh, G. Q. Lo, and D. L. Kwong. Vertical silicon nanowire formation and gate-all around MOSFET. *IEEE Electron Device Lett.* 2008, **29** (7): 791-794.
- [17] N. Balasubramanian, N. Singh, S. C. Rustagi, K. D. Buddharaju, A. Agarwal, Z. Gao, G.-Q. Lo, D.-L. Kwong. Silicon Nanowire Field Effect Devices by Top-Down CMOS Technology. In: *Device Research Conference*. 2007, pp.18-20.
- [18] J. C. Bean, T. T. Sheng, L. C. Feldman, A. T. Fiory, R. T. Lynch. Pseudomorphic growth of Ge_xSi_{1-x} on silicon by molecular beam epitaxy. *Applied Phys., Lett.* 1984, **44** (1): 102-104.
- [19] C. Urban, Q.-T. Zhao, C. Sandow, M. Muller, U. Breuer, S. Mantl. Schottky barrier height modulation by Arsenic Dopant segregation. In: *ULIS*. 2008, pp. 12-14.
- [20] S. C. Lin, and K. Banerjee. A Design-Specific and Thermally-Aware Methodology for Trading-Off Power and Performance in Leakage-Dominant CMOS Technologies. *IEEE Trans. VLSI Systems*. 2008, **16** (11): 1488-1498.