

## Vertical Silicon Nanowire CMOS Inverter

Zhixian Chen, Xiang Li, Aashit Kamath, Xinpeng Wang, Kavitha Buddhharaju, Jian Wang, Rukmani

Sayanthan, Kay Thi Win, Navab Singh, Guo Qiang Lo, and Dim-Lee Kwong

Institute of Microelectronics, A\*STAR (Agency for Science, Technology and Research),

11 Science Park Road, Singapore Science Park II, Singapore 117685

(e-mail: chenxz@ime.a-star.edu.sg)

**Abstract.** Vertical Si nanowire (SiNW) gate-all-around MOSFETs with Ni-silicided nanowire tip is presented. The fabrication process is top-down CMOS compatible and is similar to previously reported vertical SiNW tunneling FETs (TFETs) where silicidation at the nanowire tip is done to segregate dopants at the channel interface for an abrupt junction. Also, for the first time, we demonstrate threshold voltage tuning through opposite doped poly-Si gate, ie.  $p+$  poly-Si gate for  $n$ -MOSFET and  $n+$  poly-Si gate for  $p$ -MOSFET. The devices exhibit fair performance ( $SS < 100\text{mV/dec}$ ,  $I_{\text{on}}/I_{\text{off}} > 10^7$ ) slightly degraded due to Schottky barrier formation. Most significantly, this work paves the way for future MOSFET/TFET integration.

**Keywords:** Gate-all-around (GAA), top-down, Ni-silicided, vertical silicon nanowire (SiNW).

### 1. Introduction

The gate-all-around nanowire architecture, with its enhanced gate electrostatic control, has the ability to go beyond the 22nm technology node [1-7]. The vertical nanowire platform further increases the device density with the possibility of stacking multiple gates on a single nanowire [4-8]. Non-conventional FETs also enjoy the many advantages of this platform, like the impact-ionization MOSFET [9] and the tunneling FET (TFET) [10-11]. However, the low drive current of TFETs may not be able to drive most circuits. This low driveability can be countered by integrating MOSFETs with TFETs, forming a hybrid circuit, with MOSFETs playing the role of providing high driveability and the TFETs keeping power low with its sub-60mV/dec sub-threshold swing.

The difficulty of MOSFET and TFET integration is the use of silicidation at the nanowire tip to segregate dopants at the interface to form an abrupt junction for TFETs. The effect of this process on the MOSFET is not known. Another problem is the low threshold voltage ( $V_T$ ) of poly-Si gate SiNW MOSFETs not allowing circuit integration. Interestingly, the vertical SiNW TFET was found to have near-ideal  $V_T$ , which is attributed to the opposite doping employed during fabrication, ie.  $p+$  poly-Si gate for  $n$ -TFET and  $n+$  poly-Si gate for  $p$ -TFET. The work function difference between gate and channel, which largely determines  $V_T$ , correctly gives a suitable  $V_T$  value. This method of  $V_T$  tuning with gate doping has yet to be used in conventional vertical SiNW MOSFETs.

We present vertical SiNW MOSFETs fabricated in similar fashion as the vertical SiNW TFETs and employing  $V_T$  tuning via opposite gate doping and dopant segregation through silicidation at the nanowire tip. The devices show fairly good performance, with  $SS < 100\text{ mV/dec}$  and  $I_{\text{on}}/I_{\text{off}} > 10^7$ .

### 2. Device Fabrication

Fabrication was done on  $p$ -type (boron  $\sim 10^{15}\text{ cm}^{-3}$ ) Si-on-insulator wafers. Fig. 1 shows the process flow schematic, which is similar to [10-11] but with the final implants targeted to form MOSFETs instead of TFETs.




Fig. 1: Vertical Si nanowire MOSFET with Ni-silicided tip process flow. (a) Nitride hard mask etching, (b) Nanowire etching using deep reactive ion etching and vertical implantation of nanowire bottom. (c) high-density plasma (HDP) oxide non-conformal deposition and dilute HF (DHF) etch-back. (d) Gate oxide growth,  $\alpha$ -Si gate deposition and implantation. (e) HDP oxide deposition and DHF etch-back. (f) Isotropic dry etching of  $\alpha$ -Si tip, (g) formation of nitride spacer and oxide wet etching followed by gate patterning. (h) Nanowire tip implantation, (i) Ni deposition and two-step silicidation. (j) Aluminium contact formation.




Fig. 2: Transmission electron microscope image of the vertical Si nanowire device with  $\sim 80$ nm diameter and  $\sim 100$ nm gate length.

After photoresist patterning of the nitride hard mask using deep-ultraviolet lithography and reactive ion etching (RIE) (Fig. 1a), vertical nanowires were defined through a deep RIE process and oxidation to reduce diameter and sidewall roughness. The bottom of the nanowire was implanted with As [ $2 \times 10^{15} \text{ cm}^{-2}$ / 30keV/  $0^\circ$  tilt] for  $n$ MOSFETs and activated [1050°C/10s] before the implantation of  $p$ MOSFETs [ $\text{BF}_2$ /  $2 \times 10^{15} \text{ cm}^{-2}$ / 20keV/  $0^\circ$  tilt; activation 950°C/10s] as shown in Fig. 1(b). All implants were through implant masks to define  $n$ - and  $p$ -type regions. The isolation between the gate and bottom of nanowire was created by a non-conformal oxide deposition and wet etch-back process (Fig. 1c).

A 4.5 nm grown  $\text{SiO}_2$  and 50 nm low-pressure CVD  $\alpha$ -Si are then formed as the gate stack and the  $\alpha$ -Si was doped with  $\text{BF}_2$  for  $n$ MOSFETs and phosphorous for  $p$ MOSFETs [four orthogonal implants:  $1 \times 10^{15} \text{ cm}^{-2}$ / 5keV/  $30^\circ$  tilt], once again with implant masking, and activation done [950°C/10s] to form poly-Si (Fig. 1d). The oxide isolation process was repeated (Fig. 1e) and exposed poly-Si was isotropically etched in  $\text{SF}_6$  plasma, defining the gate length ( $\sim 100$  nm). A silicon nitride spacer was formed, the isolation oxide stripped in dilute HF and the gate patterned using lithography (Fig. 1g). The nitride hard mask and spacer was then

removed in phosphoric acid and oxide isolation process repeated once more to expose the tip of the nanowire for implantation: As for  $n$ MOSFET and  $\text{BF}_2$  for  $p$ MOSFET [four orthogonal implants:  $1 \times 10^{15} \text{cm}^{-2}/10 \text{keV}/60^\circ$  tilt] (Fig. 1h). A two-step silicidation process follows: 15nm Ni deposition using PVD, annealing at  $220^\circ\text{C}$  for 120s, wet etching unreacted Ni in  $\text{H}_2\text{SO}_4:\text{H}_2\text{O}_2:\text{H}_2\text{O}$  solution, and finally annealing at  $440^\circ\text{C}$  for 30s (Fig. 1i). Metallization is a standard low temperature ( $<430^\circ\text{C}$ ) process using Al and TaN barrier (Fig. 1j).

Fig. 2 shows the transmission electron microscopy image of the fully fabricated vertical SiNW device showing a gate length of  $\sim 100\text{nm}$  with diameter  $\sim 80\text{nm}$ .

### 3. Results and Discussion

Fig. 3(a) shows the  $I_d$ - $V_g$  curves of typical vertical SiNW  $n$ MOSFETs and  $p$ MOSFETs. Device performance is fair, with  $\text{SS} < 100\text{mV/dec}$  and  $I_{\text{on}}/I_{\text{off}} > 10^7$ . The non-linearity at low  $V_d$  indicates a Schottky barrier existing in the device. This could mean that although the silicidation segregates the dopants at the NiSi/Si interface to create an abrupt junction, the dopants may not be fully activated at the low temperature of  $480^\circ\text{C}$ . The low doped Si thus forms a Schottky barrier with the NiSi. A possible solution to this could be a rapid annealing of the dopants, either through spike annealing or laser annealing, to form a highly doped region before silicidation. However, this may cause the junction to lose its abruptness.




Fig. 3: (a)  $I_d$ - $V_g$  plot or input characteristics of typical vertical Si nanowire  $n$  and  $p$ MOSFETs, and (b) the butterfly curve of the CMOS inverter formed by both the  $n$  and  $p$ MOSFET ( $V_{\text{dd}} = 1.2\text{V}$ ).

Most significantly, due to the opposite gate doping, the work function difference between gate and channel regions is now large, thus pulling the  $V_T$  to the correct value. Thus, the  $|V_T|$  is now positive ( $\sim 0.8\text{V}$ ), showing the tunability of  $V_T$  via gate doping which allows circuit integration. The circuit performance is evaluated using a CMOS inverter co-fabricated with the MOSFETs. Fig. 3(b) shows the CMOS inverter characteristics at  $V_{\text{dd}}=1.2\text{V}$ . At a higher  $V_d$  of  $1.2\text{V}$ , the Schottky barrier is overcome and its effects are reduced, resulting in excellent inverter characteristics:  $V_{\text{th}}$  is ideal at  $0.595\text{V}$  and noise margins are wide ( $\text{NM}_L = 0.481\text{V}$ ,  $\text{NM}_H = 0.478\text{V}$ ).

### 4. Conclusion

The vertical Si nanowire MOSFET with Ni-silicided top and oppositely doped gate poly-Si is presented. Device performance is fair with the formation of a Schottky barrier causing non-linearity at low  $V_d$ . However, the threshold voltage is now properly adjusted with gate doping and allows circuit integration. The inverter characteristics show good performance with ideal  $V_{\text{th}}$  and wide noise margins at  $V_{\text{dd}}=1.2\text{V}$ . Most significantly, this work paves the way for future MOSFET/TFET integration.

### 5. References

- [1] S. Bangsaruntip, G. M. Cohen, A. Majumdar, Y. Zhang, S. U. Engelmann, N. C. M. Fuller, L. M. Gignac, S.

Mittal, J. S. Newbury, M. Guillorn, T. Barwicz, L. Sekaric, M. M. Frank, J. W. Sleight. High performance and highly uniform gate-all-around silicon nanowire MOSFETs with wire size dependent scaling. In: *IEEE IEDM Tech. Dig.* 2009, pp. 297-300.

- [2] N. Singh, K. D. Buddharaju, S. K. Manhas, A. Agarwal, S. C. Rustagi, G. Q. Lo, N. Balasubramanian, D.-L. Kwong. Si, SiGe nanowire devices by top-down technology and their applications. *IEEE Trans. Electron Devices.* 2008, **55** (11): 3107-3118.
- [3] S. D. Suk, S.-Y. Lee, S.-M. Kim, E.-J. Yoon, M.-S. Kim, M. Li, C. W. Oh, K. H. Yeo, S. H. Kim, D.-S. Shin, K.-H. Lee, H. S. Park, J. N. Han, C. J. Park, J.-B. Park, D.-W. Kim, D. Park, B.-I. Ryu. High Performance 5nm radius Twin Silicon Nanowire MOSFET (TSNWFET) : Fabrication on Bulk Si Wafer, Characteristics, and Reliability. In: *IEDM Tech. Dig.* 2005, pp. 717-720.
- [4] B. Yang, K. D. Buddharaju, S. H. G. Teo, N. Singh, G. Q. Lo, D.-L. Kwong. Vertical silicon-nanowire formation and gate-all-around MOSFET. *IEEE Electron Device Lett.* **29** (7): 791-794.
- [5] J. Goldberger, A. I. Hochbaum, R. Fan, P. Yang. Silicon Vertically Integrated Nanowire Field Effect Transistors. *Nano Lett.* 2006, **6**: 973-977.
- [6] H. Nakamura, I. Pesic, H. Sakuraba, F. Masuoka. Analysis of the NAND-type DRAM-on-SGT for high-density and low-voltage memory. In: *Proc. IEEE ESSDERC.* 2005, pp. 193-196.
- [7] D.-L. Kwong, X. Li, Y. Sun, G. Ramanathan, Z. X. Chen, S. M. Wong, Y. Li, N.S. Shen, K. Buddharaju, Y. H. Yu, S. J. Lee, N. Singh, G. Q. Lo. Vertical Silicon Nanowire Platform for Low Power Electronics and Clean Energy Applications. *Journal of Nanotechnology*, [www.hindawi.com/journals/jnt/aip/492121.pdf](http://www.hindawi.com/journals/jnt/aip/492121.pdf).
- [8] X. Li, Z. Chen, N. Shen, D. Sarkar, N. Singh, K. Banerjee, G.-Q. Lo, D.-L. Kwong. Vertically Stacked and Independently Controlled Twin-Gate MOSFETs on a Single Si Nanowire. *IEEE Electron Device Lett.* 2011, **32** (11): 1492-1494.
- [9] M. T. Bjork, O. Hayden, H. Schmid, H. Riel, W. Riess. Vertical surround-gated silicon nanowire impact ionization field-effect transistors. *Appl. Phys. Lett.* 2007, **90** (14): 142 110.
- [10] R. Gandhi, Z. X. Chen, N. Singh, K. Banerjee, S. J. Lee. Vertical Si-Nanowire n-Type Tunneling FETs With Low Subthreshold Swing ( $\leq 50$  mV/decade) at Room Temperature. *IEEE Electron Device Lett.* 2011, **32** (4): 437-439.
- [11] R. Gandhi, Z. X. Chen, N. Singh, K. Banerjee, S. J. Lee, "CMOS compatible Vertical Silicon Nanowire Gate-All-Around *p*-type Tunneling FETs with SS of 30 mV/decade," *IEEE Electron Device Lett.* 2011 **32** (11): 1504-1506.